Abstract-In this paper, we focus on the feedback construction of FIFO shared optical buffer queue from butTerless switch and fiber delay lines. The construction consists of an (M +2) x (M +2) crossbar switch and M fiber delay lines with delay dl, d2, ... , dM which are connected from M outputs of the switch fabric to M inputs. We show that, when setting di == min(M + 1 -i, i), i == 1, ... ,M, such a construction can work as a I-to-2 shared butTer queue.
I. INTRODUCTION All-optical switching! is attractive since it eliminates the quite expensive optical-electronic-optical conversion and provides us an opportunity to make good use of the enormous bandwidth of optical network. Time sliced (synchronous) optical switching without wavelength conversion is a simple and cost-effective technology for implementing all-optical packet switching [1] [2] [3] [4] [5] , where optical buffers are required for resolving packets contention problem. In optical networks, the fiber delay lines (FDL) are usually adopted to delay packets since the optical-RAM is not available yet. Unlike the traditional electronic memories in which packets can be randomly read and written, a packet entering a FDL must emerge a fixed time later and can not be removed before that time. As such, designing the FDL based optical buffers with a desired throughput and delay performance as that of electronic is still a challenging issue.
Recently, a mathematical theory was developed by C. S. Chang et al. [6] for the construction of optical buffers based on the combination of (bufferless) Switches and fiber Delay Lines (SDL). In electronic packet switches, there are three possibilities for queuing in a packet switch: buffer packets at the input of the switch (input queuing), buffer packets at the output (output queuing) and buffer packets internally (shared buffer queuing). Existing works are successful in mapping the input queuing and output queuing onto optical implementation, which was called the optical FIFO queues [7] , [8] and optical multiplexers [6] , [9] , [10] . The shared buffer switch, which consists of a single memory shared by all the inputs and outputs, is one of the most common methods of implementing electronic ATM switches. The shared buffer switch gained popularity among switch vendors due to the advantages that memory sharing can provide a better queuing performance than separated buffers and brings to both switching and 1"all-optical" implies that the data transmission is in the optical domain, but the switching control can be electrical. queuing [11] . But, as far as we know, it has no corresponding works on the line of SDL optical construction of shared buffer queuing. The subject of this article is to consider the implementation of an optical shared buffer with Switched Fiber Delay Lines. This paper is organized as follows. In Section II we introduce the definition of the I-to-2 shared buffer queue. In Section III, we provide a approach to constructing the simplest I-to-2 shared optical buffer queue by SDL. Finally, we conclude this paper in Section IV.
II. SHARED BUFFER QUEUES
In this paper, we assume that packets are of the same size and time is synchronized. One time slot is equal to the time for transmitting one packet. The delay lines can provide an integer delays of one time slot.
A. A simple construction of shared buffer queue
For the simplest shared buffer queue where buffers are shared by only one input and two outputs, this structure with buffer size B can be exactly emulated by parallel connection of B feedback SDL switches whose FDL length is one time slot (see Figure 1 ). Packets arrived in 1 input ports are sent to free feedback switches through an 1 x B crossbar. When there are output requests, the packets can be read from the feedback switches and sent to the corresponding output links through an B x 2 crossbar. If all the B feedback switches are
2 a flow consists of the set of packets initialized from the same source and destined for the same destination. We consider the feedback construction of an (M +2) x (M+ 2) optical switch shown in Figure 3 , where the i th output of the switch is connected back to its i th input through a fiber delay line with delay d i , i == 1,2, ... , M. It is notable that the construction here is different from the one in [12] , [13] for priority queue in the sense that to support two distinct output ports, we now have two separate queues that work back-toback and share the common buffer.
To ensure Flow conservation, Non-idling and FIFO properties, the algorithm for placing packets in the delay lines is similar to that of priority queues [12] , [13] . The packets that belong to the same flow 2 are assigned with priorities according to their arrival order. The key to this structure is that the packet with priority k can never be switched to a delay line with length longer than k, i.e., we assure that the oldest packet destined for each output link always appear at an input port of the switch.
The feedback structure in Figure 3 actually works as two sorters, i.e., inside the switch the packets destined for different output links are independently sorted according to their priorities. At time slot t, if co(t) == 1 (resp. Cl(t) == 1), the packet (P3) Maximum buffer usage: There is a lost packet only when buffer is full and the control of the output of an arriving packet is not enable, Le., (4) o Cl (t) == 0 (arrival packet destined for output 1) o otherwise (P4) FIFO: packets belonging to the same output link depart in the first in first out (FIFO) order.
Shared Buffer Queue occupied and no departure requests, the newly arrived packets have to be dropped. Thus an additional 1 x 2 switch is needed in front of the construction in Figure 1 for admission control. The problem of the structure is the high complexity that the switch size is almost the same as the buffer size. Hence, in this paper, we will explore a more effective construction of shared buffer queue which can achieve a larger buffer size under the same switch size and requires less packet circulation in the switch. 
B. Definition of shared buffer queues
Consider a shared buffer queue with one input link and two output links, the definition of the I-to-2 shared buffer queue is given in following:
Definition 1: (1-to-2 shared butTer queue) A I-to-2 shared buffer queue with buffer B is a network element that has one input link, two control inputs, two output links for departing packets and one output link for lost packets due to buffer overflow. As illustrated in Figure 2 , let ao (t) be the set of the packet arriving in the input port at time t, do(t) (resp. d1 (t) be the set of the packet departing from the 1st (resp. 2 nd ) output port at time t and lo (t) be the set of the lost packet from another output port at time t respectively. Let Co (t) ( with the highest priority among all packets destined for output link 1 (resp. 2) is sent to output port M + 1 (resp. M + 2).
Then the rest packets destined for output link 1 will go to the output 1, output 2, output 3,... in the descending order of their priorities and the packets destined for output link 2 will be sent to the output M, output M -1, output M -2,... of the switch in the descending order of their priorities. When the state of the network satisfies the Maximum buffer usage property (Le. the property P3 holds), any newly arrived packets will be dropped from the lost port lo.
A. An example
Here we provide an example for the case of M = 3 to
show that by properly setting the delay lines, the construction in Figure 3 can work as a shared buffer queue with buffer size 3 (an upper bound). First, we need at least two delay lines with length 1 to buffer the packets with the highest priority of two flows, because we do not know when these packets need to be forwarded to the output links in advance and they should be available at each time slot. It is notable that the length of another delay line can not be longer than 2. For instance, if we If packet p4 arrived at time slot t + 4, it can not be accepted even the total length of delay lines is 4. Thus the buffer size of the sample shared buffer queue construction cannot exceed 3 packets.
B. Construction of 1-to-2 shared buffer queue
The example considered above indicates that the structure in Figure 3 can be regarded as two FIFO queues that share the feedback fiber delay lines as memory. However, we should note that the buffer size is limited which is smaller than the sum of FDL lengths. Now the question is that for a general shared buffer construction with M delay lines (see Figure 3) , what is the maximum shared buffer size B it can provide?
Before determining the maximum shared buffer size B, we first establish the following lemma regarding an important property of the construction in Figure 3 . 
(ii) when M is even, Q* (i) equals if 0 < i :::; Af
if~+ rAfl < i :::; M (6) Proof: We divide the proof into two scenarios based on the position of delay line i.
(a) when 0 < i~rAfl: Since the packet appeared at the output of delay line j (~i) at time slot t is buffered at time slot t -j, there must be other j -1 packets with higher priorities were inserted at time slots t -j. Similarly we can deduce that there are i + 1 -j packets pass the jth delay lines from time slot t -i to time slot t. Besides, it is notable that the delay line with length j can only accommodate j packets. On the other hand, some packets may circulate once before t, we should take off li;lJ packets because one packet may leave from the departure port at each time slot. Hence, when a feedback packet is scheduled to the i th delay lines by the sorter, we can see that there are at least Q* (i) packets are buffered in the network, where
r~1x l~J+ 1 (7) Case 2. M is odd and M;1 + r M t 1
1< i~M
In this case, if the i th delay line has one packet, then the (i -1)th delay line must have two packets, ... , the jth delay line has (i +1-j) packets until j == r~1. It is known that the delay line with length j can only accommodate min(j, M + 1 -j) packets. Besides that, since one packet may leave at each time slot, we should also take off rAf1-(i -rAf1+1) == 2 rAf l-i-1 packets. Therefore, we can determine the number
of packets buffered in the network, as:
For the cases where M is even, the proof is almost the same as that when M is odd and we only~ive the results.
Case 3. M is even and i:-::
Especially, when i == Af, we have (11) equals to (7) .
(ii) when M is even,
• Since the architecture works as two sorters, without the maximum buffer usage constrain, packets belong to different flows may conflict at one of the input of fiber delay lines. If we can know how many packets may buffer in the switch when conflict happens and setting the minimum number of buffered packets among all the possible conflict cases as the buffer size, the conflict can be avoided. By using Lemma 1, we can get an upper bound of buffer size B, as shown in the following theorem.
and M~2, the construction in Figure 3 
Especially, when i == Mt 1 ,we have (8) equals to (7).
(b) when i > r~1: Similar to the above case, at time slot
Proof· Let Q1 (i) be the number of buffered packets belong to flow 1 and Q2 (i) be the number of buffered packets belong to flow 2. We can know that there are Q1 (i) + Q2 (i) packets buffered in the system at time slot t. According to Lemma 
1, we have Q1(i) == Q*(i) and Q2(i) == Q*(M -i).
When M is odd, there are three cases: 
which is less than (18). Therefore, we can conclude that when M is odd, the minimum value is achieved in Case 1 where i is a integer that is most close to~M, M~2.
When M is even, we can get the similar results. where we use (9) in the identity. In this case, the minimum value is achieved when i ==~M. Similar to the analysis when M is odd, we have the the minimum value is (23) where i is the integer that is most close to 3~.
Since the minimum value is always obtained when i is the integer that is most close to 3~. We can apply both i == r3~1
and l3~J in function (16) and (23) to determine an upper bound of the buffer size B in our construction of shared buffer queue.
• IV. CONCLUSION In this paper, we focus on the construction of an optical feedback network by bufferless switch and fiber delay lines to emulate a FIFO shared buffer queue. 
